


Data sheet acquired from Harris Semiconductor SCHS078C -- Revised October 2003

# CD4521B Types



------

# CMOS 24-Stage Frequency Divider

High-Voltage Types (20-Volt Rating)


#### Features:

- Reset disables the RC oscillator for lowpower standby condition
- Vod' and Vss' pins are brought out from the crystal oscillator to allow use of
- Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- Common reset

CD4521B consists of an oscillator section and 24 ripple-carry binary counter stages. The oscillator configuration (using IN1) allows design of either RC or crystal oscillator circuits. IN1 should be tied either HIGH or LOW when not in use. A HIGH on the RESET causes the counter to go to the all-0's state and disables the oscillator. The count is advanced on the negative transition of IN1 (and IN2). A time-saving test mode is described in the Functional Test Sequence Table and in Fig. 6.

The CD4521B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


- 100% tested for 20-V quiescent current
- 5, 10 and 15 V parametric ratings
- Standardized symmetrical output characteristics
- external resistors for low-power operation 
  Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series **CMOS Devices**"



**TERMINAL ASSIGNMENT** 

OUTPUT	COUNT CAPACITY
Q18	218 = 262,144
Q19	219 = 524,288
Q20	2 <sup>20</sup> = 1,048,576
Q21	2 <sup>21</sup> = 2,097,152
Q22	222 = 4,194,304
Q23	2 <sup>23</sup> = 8,388,608
Q24	224 = 16,777.216

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
Voltages referenced to V <sub>SS</sub> Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max





### STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	со	NDITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	Vo	VIN	VDD	-55	-40	+85	+125	+25			]
· · · · · · · · · · · · · · · · · · ·	(V)	(V)	(V)					Min.	Тур.	Max.	
	—	0, 5	5	5.	. 5 .	150	150		0.04	5	4
Quiescent Device		0, 10	10	10	10	300	300		0.04	10	μA
Current, IDD Max.	·	0, 15	15	20	20	600	600		0.04	20	
		0, 20	20	100	100	3000	3000		0.08	100	
Output Low (Sink)	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1`	_	1
Current, IoL Min.	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	···	- mA
	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	<b>6.8</b>		
	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	<b>-1</b>		
Output High (Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		-
Current, IoH Min.	9.5	0, 10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6		
	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	
0		0, 5	5		0.	05		—	0	0.05	
Output Voltage:		0, 10	10		0.	05			0	0.05	
Low-Level, Vol Max.		0, 15	15		0.	05		·	0	0.05	
· · · · · · · · · · · · · · · · · · ·		0,5	5	4.95				4.95	5		7
Output Voltage:		0, 10	10		9.	95		9.95	10	_	1
High-Level, V <sub>oн</sub> Min.	_	0, 15	15		14	.95	-	14.95	15	—	1 .
	0.5,4.5		5		1	.5		—	·	1.5	
Input Low Voltage,	1, 9	—	10			3				3	
V <sub>IL</sub> Max.	1.5,13.5	_	15			4		<u> </u>		4	1
	0.5,4.5		5		3	.5		3.5	_	·	1
Input High Voltage,	1.9	_	10	1	7				_		1
ViH Min.	1.5,13.5		15		1	1		11			1
Input Current, I <sub>IN</sub> Max.		0, 18	18	$\pm 0.1$ $\pm 0.1$ $\pm 1$ $\pm 1$				<u>†                                     </u>	±10 <sup>-5</sup>	±0.1	μA

RECOMMENDED OPERATING CONDITIONS

5 (j) -

For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:


	VDD	LIMITS		UNITS	
CHARACTERISTIC	(V)	Min.	Max.		
Supply-Voltage Range (For TA = Full Package-Temperatu	_	3	18	V	
		5	340	- T	
Input Pulse Width	tw <b>¢</b>	10	150		1
	and the second	15	120	_	
		5	180	-	ns
Reset Pulse Width	twin	10	80	] _	
			50	-	
		5		2	MHz
Input Pulse Frequency	fφ	10	_	5	
		15		6.5	
Litter - Adda		5	- 1	15	μs
Input Pulse Rise or Fall Time	tr∅,tr∅	10	_	15	
		15	-	15	
		5	1K	10M	
R <sub>T</sub> Operating Range		10	1K	10M	Ω
		15	1K	10M	
	t.	5	15p	10M	
C <sub>T</sub> Operating Range		10	15p	10M	F
		15	15p	10M	



COMMERCIAL CMOS HIGH VOLTAGE IC8

3

### CD4521B Types





### DYNAMIC ELECTRICAL CHARACTERISTICS, At T<sub>A</sub> = 25° C; Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 $\Omega$

011404075010750	÷	TEST CONDITIO	NS		UNITS		
CHARACTERISTIC		VDD(V)	Min. Typ.		Max.	UNITS	
Propagation Delay Time:	tPLH, TPHL		5	<u> </u>	4.5	9	
Input to Q18			10	. — .	1.7	3.5	
			15	·	1.3	2.7	
			- 5		6	12	- μs
Input to Q24			10		2.2	4.5	
	2		15	<del>,</del>	1.7	3.5	
			5	-	400	800	
Reset to Qn			10	·	170	340	
		· · · · · ·	15	· · ·	120	240	
Transition Time*	t <sub>THL</sub> , t <sub>TLH</sub>	1	5	<u> </u>	100	200	]
•.		· ·	10		50	100	
		1 (A)	15	. <u> </u>	40	80	
Minimum Input Pulse Width	t <sub>w</sub> ¢		5	·	170	. 340	- ns
			10		75	150	
		1	15	· · -	60	120	
Minimum Reset Pulse Width	t <sub>w(R)</sub>	A a Ma	5		90	180	7
			10		40	80	
			15		25	50	
Maximum Input Pulse Frequency	fφ		5	2	4	— <sup> </sup>	
1. All 1.			10	5	10	_	MHz
and the second			15	6.5	13		
Input Pulse Rise or Fall Time	$t_r \phi, t_f \phi$		5		-	15	
			10			15	μs
			15	. —	1 ·	15	
Input Capacitance	CIN	Any Input		·	5	7.5	pF
R <sub>T</sub> Operating Range		a ta a a	5	1K -	-	10M	
			10	1K	-	10M	Ω
			15	1K	— <sup>-</sup>	-10M	
C <sub>T</sub> Operating Range			5	15p	—	10µ	
		1	10	15p	-	10µ	F
		· · · · · · · · · · · · · · · · · · ·	15	15p	<u> </u>	10µ	
Maximum Oscillator Frequency		R <sub>τ</sub> =1 KΩ	5	0.5	0.7	0.9	
· · ·		Ст=15 рГ	10	1.2	1.5	1.8	MHz
		Rs=30 KΩ	15	1.7	2.1	2.5	

\*Not applicable for pin 4 (OUT2).

j.






\*

COMMERCIAL CMOS

### CD4521B Types

INPL	NPUTS OUTPUTS		OUTPUTS			COMMENTS
RESET	IN 2	OUT 2	V <sub>SS</sub> '	VDD'	Q18-Q24	COMMENTS
	2					Counter is in three 8-stage sections in parallel mode.
1	0	0	Voo	Vss	LOW	Counter is reset. IN 2 and OUT 2 are tied together.
· 0	1	1	Voo	Vss		First LOW-to-HIGH transition at IN 2.
	0	0			1	
	1	1		ŀ		
0	_	_	VDD	Vss		255 LOW-to-HIGH transitions are clocked in at IN 2.
	-	_		]		·
	—	_				
0	1	1	VDD	Vss	HIGH	The 255th LOW-to-HIGH transition.
0	0	0	Vod	Vss	HIGH	
0	0	0	Vss	Vss	HIGH	Counter is converted back to 24-stage serial-mode operation.
0	1	0	Vss	VDD	HIGH	
0	1		Vss	VDD	HIGH	OUT 2 reverts to output operation.
0	0	1	Vss	VDD	LOW	Counter ripples from an all-HIGH state to an all-LOW state.

A test function, which divides, has been included to reduce the time required to test all 24 stages of the counter. Three sections are loaded in parallel to 255 counts, forcing all the outputs to be in the HIGH state. The counter is changed back to serial-mode operation and one additional LOW-to-HIGH transition is entered at IN 2, which causes the outputs to ripple from an all-HIGH state to an all-LOW state.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

TEXAS

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4521BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4521BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4521BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4521BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4521BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4521BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4521BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.